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We demonstrate spin-accumulation signals controlled by the gate voltage in a metal-oxide-
semiconductor field effect transistor structure with a Si channel and a CoFe/n+-Si contact at room
temperature. Under the application of a back-gate voltage, we clearly observe the three-terminal
Hanle-effect signal, i.e., spin-accumulation signal. The magnitude of the spin-accumulation signals
can be reduced with increasing the gate voltage. We consider that the gate controlled spin signals
are attributed to the change in the carrier density in the Si channel beneath the CoFe/n+-Si con-
tact. This study is not only a technological jump for Si-based spintronic applications with gate
structures but also reliable evidence for the spin injection into the semiconducting Si channel at
room temperature.
PACS numbers:
The progress of silicon-based spintronics (Si spintron-
ics) is splendid in recent years. Many groups have so
far demonstrated electrical spin injection and detection
through ferromagnet-insulator-Si heterostructures.[1–6]
Recently, spin-related phenomena at room temperature
were reported in Si-based three- or four-terminal lateral
devices.[4–6] In particular, clear room-temperature spin
transport and its manipulation by applying transverse
magnetic fields were achieved although the channel used
was a heavily doped Si.[5]
To date, we have explored the spin injection and de-
tection in Si-based devices without insulators for source
and drain contacts in order to reduce the parasitic
resistance.[7, 8] Recently, we studied spin accumulation
signals at a ferromagnetic CoFe/n+-Si interface by mea-
suring a Hanle effect in three-terminal lateral devices,[8]
and found that there is an electrical detectability of
the contact for spin accumulation in the Si channel,
consistent with the previous work in Fe/GaAs lateral
devices.[11] If the Hanle-effect signals are arising from
the spin accumulation in the Si channel, we should ob-
serve the variation in the Hanle-effect signals by changing
carrier densities in the Si channel.[6, 11]
In this letter, we demonstrate spin-accumulation sig-
nals controlled by the gate voltage in a Si-metal-oxide-
semiconductor field effect transistor (MOSFET) struc-
ture with a CoFe/n+-Si contact at room tempera-
ture. Under the application of a back-gate voltage, we
clearly observe the three-terminal Hanle-effect signal, i.e.,
spin-accumulation signal. The magnitude of the spin-
accumulation signals can be reduced with increasing the
gate voltage. We consider that the gate controlled spin
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signals can be explained by the change in the carrier den-
sity in the Si channel beneath the CoFe/n+-Si contact.
This is reliable evidence for the spin injection into the
semiconducting Si channel at room temperature. From
the technological point of view, this study will lead to
an acceleration of research and development of Si-based
spintronic applications with gate structures.[9, 10]
Ferromagnetic CoFe epitaxial layers with a thickness of
∼ 10 nm were grown on (111)-oriented Silicon On Insu-
lator (SOI) by low-temperature molecular beam epitaxy
(MBE) at ∼ 25 ◦C,[12] where the thicknesses of the SOI
and buried oxide (BOX) layers are about ∼ 75 and 200
nm, respectively, and the carrier density of the SOI layer
is ∼ 4.5 × 1015cm−3 (1 ∼ 5 Ωcm) at room temperature.
By a combination of the Si epitaxy using an MBE pro-
cess with an Sb δ-doping technique, an n+-Si layer (Sb :
1 × 1019cm−3) was inserted between CoFe and SOI. Here
the Sb δ-doped n+-Si layer on the channel region was re-
moved by the Ar+ ion milling. An ohmic contact (AuSb)
for backside heavily doped Si was formed at less than 300
◦C. Conventional processes with electron-beam lithogra-
phy, Ar+ ion milling, and reactive ion etching were used
to fabricate three-terminal lateral devices with a backside
gate electrode, illustrated in Fig. 1(a). The CoFe/n+-Si
contact (contact 2) and AuSb ohmic contacts (contact 1
and 3) have lateral dimensions of 1 × 100 µm2 and 100
× 100 µm2, respectively. The distance between the con-
tacts 2 and 1 or 3 is ∼ 30 µm. The three-terminal Hanle
measurements were performed by a dc method with the
current-voltage configuration shown in Fig. 1(a) at room
temperature, where a small magnetic field perpendicular
to the plane, BZ, was applied after the magnetic moment
of the contact 2 aligned parallel to the plane along the
long axis of the contact.
First, we confirm the operation as a MOSFET for the
fabricated device shown in Fig. 1(a). Figure 1(b) shows
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FIG. 1: (Color online) (a) Schematic diagram of a Si-
MOSFET structure with a CoFe/n+-Si Schottky-tunnel con-
tact fabricated. (b) ISD−VG and (c) ISD−VSD characteristics
at room temperature. The constant VSD and VG values are
denoted in each figure.
ISD−VG characteristic measured at room temperature at
constant bias voltages of V SD = -0.1, -0.2, and -0.5 V.
With increasing VG, the ISD value gradually increases
for all V SD. This means that the conduction channel is
formed from the vicinity of the interface between SOI
and BOX. These results clearly indicate that this device
can operate as a MOSFET. Because of relatively thick
SOI layer, the carrier density of the bulk SOI is still en-
hanced by further applying VG. Hence, the ISD value
is not saturated in high VG region. Figure 1(c) displays
representative ISD−VSD characteristics at room temper-
ature at various VG. Almost symmetric and nonlinear
characteristics were observed up to VG = 20 V but small
asymmetric features with respect to the bias polarity can
be seen in VG > 20 V. Since these features are markedly
different from those resulting from the thermionic emis-
sion examined previously in Ref.[12], tunneling conduc-
tion through the CoFe/n+-Si interface is dominant factor
for the observed ISD−VSD characteristics at room tem-
perature. Although we could not make the evident off
state at VG = 0 V for this device, as shown in Fig. 1(b),
there is almost no influence on the main claim of this
study.
Using this device, we measured the three-terminal volt-
age, ∆V23, as a function of BZ, i.e., Hanle effect. Figure
2(a) shows a ∆V23−BZ curve for VG = 8.0 V at ISD =
-1.0 µA at room temperature, where a quadratic back-
ground voltage depending on BZ is subtracted from the
raw data. Here in this condition (ISD < 0) the electrons
are injected from the spin-polarized states of CoFe into
B
Z
(Oe)
(a) (b)
V
2
3
(µ
V
)
∆ V
2
3
(µ
V
)
∆
VG = 8.0 V 
-12
-10
-8
-6
-4
-2
0
2
-400 -200 0 200 400
-12
-10
-8
-6
-4
-2
0
2
-400 -200 0 200 400
B
Z
(Oe)
VG = 54 V 
V23∆
V23∆
|      |
|      |
FIG. 2: (Color online) Room-temperature spin accumulation
signals measured at (a) VG = 8.0 V and (b) VG = 54 V. The
applied bias current is a constant value of ISD = -1.0 µA,
which induces spin accumulation in a Si conduction band by
spin injection from CoFe into Si. The red curves are fitting
results by the Lorentzian function.
the conduction band of Si. When BZ increases from zero
to ±200 Oe, a clear voltage change (|∆V23|) is observed
even at room temperature. The voltage change is caused
by the depolarization of the accumulated spins, that is,
a Hanle-type spin precession is detected by the three-
terminal voltage measurements.[4, 6, 8, 11, 13, 14] We
could not obtain such Hanle-effect curves in VG < 8.0 V
because the electrical noise was very large. We hereafter
concentrate on a constant injection current of ISD = -
1.0 µA for examining the effect of the application of VG
(VG ≥ 8.0 V) though the Hanle-effect signals can easily
be enhanced by increasing the injection current.[8] We
note that the magnitude of ∆V23, |∆V23|, is ∼11.5 µV in
Fig. 2(a). Surprisingly, |∆V23| is decreased to ∼7.8 µV
when the gate voltage is further applied up to VG = 54
V in Fig. 2(b). For both VG conditions, a lower limit of
spin lifetime (τS) can be obtained using the Lorentzian
function, ∆V23(BZ) = ∆V23(0)/[1+(ωLτS)
2], where ωL =
gµBBZ/~ is the Lamor frequency, g is the electron g-
factor (g = 2), µB is the Bohr magneton.[4] The fitting
results are denoted by the red solid curves in Fig. 2. The
τS values for VG = 8.0 and 54 V are estimated to be ∼
1.30 and ∼ 1.27 nsec, respectively. It seems that the τS
value is almost constant despite the change in |∆V23|.
On the basis of the simple spin diffusion model,[15–
18] we consider the observed |∆V23|. For three-terminal
measurements, the magnitude of the voltage change due
to the Hanle-type spin precession can be expressed as
follows:[14]
∆V
I
=
P 2λNρN
2A
, (1)
where P is the spin polarization, λN and ρN are the
spin diffusion length and resistivity of the nonmagnet
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FIG. 3: (Color online) (a) |∆V23| as a function of VG for ISD =
-1.0 µA at room temperature. (b) The changes in RChannel
and RInterface with increasing VG at room temperature. (c)
Schematic diagrams of the change in the spin accumulation
(∆µ) by the application of VG.
used, respectively. A is the contact area. For our fab-
ricated device, when we assume D ∼ 40 cm2s−1 (n ∼
1015cm−3),[19] λSi ∼ 2.3 µm is obtained by using the re-
lationship of λN =
√
DτS (τS ∼ 1.3 nsec). Also, ρSi =
1 ∼ 5 Ωcm at room temperature is assumed. Since the
spin resistance-area-product (spin-RA), ∆V23
ISD
×A, is ob-
tained to be ∼ 1.15 kΩµm2 for the data in Fig. 2(a),
we can roughly obtain 0.14 < P < 0.32 using Eq.(1).
The obtained P is consistent with that for CoFe alloys
expected.[20] Therefore, our Hanle-effect signals observed
here can roughly be considered within the framework of
the commonly used diffusion model.[15–18]
To discuss the origin of the reduction in |∆V23| in Fig.
2, we explored Hanle-effect signals for various VG in de-
tail. Figure 3(a) displays |∆V23| vs VG at ISD = -1.0 µA
at room temperature. With increasing VG, nearly lin-
ear decrease in |∆V23| is obtained. Thus, the observed
feature in Fig. 2 is reproduced systematically. Here we
also examine the VG dependence of channel resistance
(RChannel) and interface resistance (RInterface) at room
temperature, where RChannel and RInterface can roughly
be obtained by using local and nonlocal three-terminal
measurements, respectively. As shown in Fig. 3(b),
RChannel decreases with increasing VG while RInterface is
almost constant irrespective of VG.[21] Here we focus on
the change in RChannel by the application of VG. Since
the thickness of SOI layer is relatively thick (∼ 75 nm),
all the changed RChannel values after the application of
VG are not directly associated with the change in ρSi of
all the channel regions in this device. However, the appli-
cation of VG should affect the partial change in ρSi of the
Si channel at least because RChannel does not saturate
with increasing VG. Thus, the carrier density in the Si
channel beneath the CoFe/n+-Si contact should be en-
hanced by applying VG. From these considerations, the
monotonous decrease in |∆V23| with applying VG can be
explained by the decrease in ρN in Eq. (1), where ρN is
ρSi of the Si channel beneath the CoFe/n
+-Si contact.
Phenomenological schematic diagrams of the spin ac-
cumulation in the Si channel beneath the CoFe/n+-Si
contact are shown in Fig. 3(c). Under a condition for
spin injection into Si, the spin accumulation (∆µ) oc-
curs in the Si conduction band near the quasi Fermi level
(left figure). When we increase VG from VG1 to VG2,
the carrier density in the Si conduction channel beneath
the CoFe/n+-Si contact increases, causing the decrease
in ρSi. Namely, even if the same ISD is used for spin in-
jection into the Si channel, tunneling probability of spin-
polarized electrons and the density of state in Si at the
Fermi level should be varied by the application of VG,
resulting in the reduction in ∆µ (right figure). Accord-
ingly, the experimental data can also be explained within
a framework based on the simple diffusion model [Eq.(1)].
We note that the present study including gate-induced
change in the Hanle-effect signals is exact evidence for the
detection of spin-polarized electrons created not in the
localized state in the vicinity of the interface but in the
Si channel. We convince that the three-terminal Hanle-
effect measurements are powerful tool for detection of the
spin accumulation in the semiconductor channels.
In summary, we have demonstrated electric-field con-
trol of spin accumulation in Si using a MOSFET struc-
ture with a CoFe/n+-Si contact. Even at room temper-
ature, we observed clear spin accumulation signals un-
der an application of the gate voltage. The magnitude
of the spin accumulation signals was reduced by the in-
crease in the gate voltage. We consider that the reduction
in the spin-accumulation signals is attributed to the in-
crease in the carrier density in the Si channel beneath
the CoFe/n+-Si contact, indicating reliable evidence for
the spin injection into the semiconducting Si channel at
room temperature. This study also includes a technolog-
ical jump for Si-based spintronic applications with gate
structures.
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